Advances in embedded and fan-out wafer level packaging technologies / / edited by Beth Keser, Ph. D. and Steffen Krohnert.
Saved in:
TeilnehmendeR: | |
---|---|
Place / Publishing House: | Hoboken, NJ : : Wiley,, 2019. |
Year of Publication: | 2019 |
Language: | English |
Online Access: | |
Physical Description: | 1 online resource (xxvii, 548 pages) :; illustrations |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Wafer-level testing and test during burn-in for integrated circuits / Sudarshan Bahukudumbi, Krishnendu Chakrabarty.
by: Bahukudumbi, Sudarshan.
Published: (2010.) -
System-level design with Rosetta / Perry Alexander.
by: Alexander, Perry.
Published: (c2007.) -
Essential knowledge for transistor-level LSI circuit design / / Toru Nakura ; translated by Yuta Toriyama.
by: Nakura, Toru,
Published: (2016.) -
Vertical 3D memory technologies / / Betty Prince.
by: Prince, Betty,
Published: (2014.) -
Nanowires : : Recent Advances / / edited by Xihong Peng.
by: Xihong Peng
Published: (2012)