A Journey of Embedded and Cyber-Physical Systems : : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday.
Saved in:
: | |
---|---|
Place / Publishing House: | Cham : : Springer International Publishing AG,, 2020. Ã2021. |
Year of Publication: | 2020 |
Edition: | 1st ed. |
Language: | English |
Online Access: | |
Physical Description: | 1 online resource (181 pages) |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
5006274704 |
---|---|
ctrlnum |
(MiAaPQ)5006274704 (Au-PeEL)EBL6274704 (OCoLC)1182516503 |
collection |
bib_alma |
record_format |
marc |
spelling |
Chen, Jian-Jia. A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. 1st ed. Cham : Springer International Publishing AG, 2020. Ã2021. 1 online resource (181 pages) text txt rdacontent computer c rdamedia online resource cr rdacarrier Intro -- Foreword -- Acknowledgements -- Contents -- Contributors -- 1 Peter Marwedel and the Department of Computer Science of the TU Dortmund University -- 1.1 Introduction -- 1.2 Teaching -- 1.3 Academic Self-Government -- 1.4 Basic Research and SFB 876 -- 1.5 Technology Transfer and ICD -- 1.6 Conclusion -- 2 Testing Implementation Soundness of a WCET Analysis Tool -- 2.1 Introduction -- 2.1.1 Tool Qualification -- 2.1.2 Predictability -- 2.1.3 WCET Analysis -- 2.1.4 The Central Idea: Proving Safety Properties -- 2.1.5 Terminology -- 2.2 Validation of Our WCET Analysis Tool -- 2.2.1 Control-Flow Graph Reconstruction -- 2.2.2 Value Analysis -- 2.2.3 Microarchitectural Analysis: Trace Validation -- 2.2.3.1 Semi-Automatic Derivation of the Abstract Architecture Model -- 2.2.3.2 Trace Validation -- 2.3 Conclusion -- References -- 3 The Dynamic Random Access Memory Challenge in Embedded Computing Systems -- 3.1 Introduction -- 3.2 Bandwidth and Latency -- 3.3 Power Consumption -- 3.4 Temperature vs. Reliability -- 3.5 Safety and Security -- 3.6 Conclusion -- References -- 4 On the Formalism and Properties of Timing Analyses in Real-Time Embedded Systems -- 4.1 Introduction -- 4.2 Formal Analysis Based on Schedule Functions -- 4.2.1 Preemptive EDF -- 4.2.2 Preemptive Fixed-Priority Scheduling Algorithms -- 4.3 Utilization-Based Analyses for Fixed-Priority Scheduling -- 4.4 Probabilistic Schedulability Tests -- 4.5 Conclusion -- References -- 5 ASSISTECH: An Accidental Journey into Assistive Technology -- 5.1 The Beginning: Mainly a Facilitator (2000-2005) -- 5.2 Early Phase: Focus on Embedded Systems (2005-2010) -- 5.2.1 ASSISTECH and COP315 -- 5.2.2 SmartCane -- 5.2.3 OnBoard -- 5.3 Collaborations and Research: Formation of ASSISTECH (2010-2013) -- 5.3.1 Student Projects to Research -- 5.3.2 NVDA Activities -- 5.3.3 TacRead and DotBook. 5.4 Change of Focus: Technology to Users (2013-2016) -- 5.4.1 Tactile Graphics Project -- 5.4.2 More Research Projects and International Collaboration -- 5.5 Consolidation and Growth (2016 - ) -- 5.5.1 RAVI -- 5.5.2 MAVI -- 5.5.3 NAVI -- 5.5.4 Outreach Through Conferences -- 5.5.5 Major Recognitions -- 5.6 Conclusion -- References -- 6 Reflecting on Self-Aware Systems-on-Chip -- 6.1 Introduction to Self-Aware Systems-on-Chip -- 6.1.1 Computational Self-Awareness -- 6.1.2 Cyber-Physical Systems-on-Chip -- 6.2 Reflective System Models -- 6.2.1 Middleware for Reflective Decision-Making -- 6.3 Managing Energy-Efficient Chip Multiprocessors -- 6.3.1 Single Input Single Output Controllers -- 6.3.2 Multiple Input Multiple Output Controllers -- 6.3.3 Adaptive Control Methods -- 6.3.4 Hierarchical Controllers -- 6.4 Heterogeneous Mobile Governors: Energy-Efficient Mobile System-on-a-Chip -- 6.4.1 Sensors to Capture Dynamism -- 6.4.2 Toward Self-Aware Governors -- 6.5 Adaptive Memory: Managing Runtime Variability -- 6.5.1 Sharing Distributed Memory Space -- 6.5.2 Memory Phase Awareness -- 6.5.3 Quality-Configurable Memory -- 6.6 What's Ahead? -- 6.6.1 Example Use Case: Autonomous Driving -- 6.7 Summary -- References -- 7 Pushing the Limits of Parallel Discrete Event Simulation for SystemC -- 7.1 Introduction -- 7.2 RISC Framework -- 7.2.1 RISC Compiler -- 7.2.1.1 Segment Graph Construction -- 7.2.1.2 Conflict Analysis -- 7.2.1.3 Source Code Instrumentation -- 7.2.2 RISC Simulator -- 7.2.3 RISC Analysis and Transformation Tools -- 7.3 Experiments -- 7.3.1 Mandelbrot Renderer -- 7.4 RISC Open Source Project -- 7.4.1 Open Source Code and Documentation -- 7.4.2 Binary Image for ``Plug-and-Play'' Evaluation -- 7.5 Conclusion -- References -- 8 Impact of Negative Capacitance Field-Effect Transistor (NCFET) on Many-Core Systems -- 8.1 Introduction. 8.1.1 Negative Capacitance Field-Effect Transistor (NCFET) -- 8.2 Modeling NCFET at the System Level -- 8.2.1 Processor-Level Investigation -- 8.2.2 Simulation of NCFET-Based Many-Core -- 8.3 Performance, Power, and Cooling Trade-Offs with NCFET-based Many-Cores -- 8.3.1 Impact of NCFET on Performance -- 8.3.2 Impact of NCFET on Cooling Requirements -- 8.3.3 Impact of NCFET on Power Management Techniques -- 8.4 NCFET-Aware Voltage Scaling -- 8.4.1 Importance of NCFET-Aware DVS -- 8.4.2 NCFET-Aware DVS Technique -- 8.4.2.1 Design-Time Models -- 8.4.2.2 Runtime Models -- 8.4.3 Operating Voltage Selection -- 8.4.4 Evaluation -- 8.4.4.1 Experimental Setup -- 8.4.4.2 NCFET-Aware DVS Results and Analysis -- 8.5 Conclusion -- References -- 9 Run-Time Enforcement of Non-functional Program Properties on MPSoCs -- 9.1 Introduction -- 9.2 Preliminaries and Definitions -- 9.2.1 System Model -- 9.2.2 *-Predictability -- 9.3 Run-Time Requirement Enforcement -- 9.4 Taxonomy of Run-Time Requirement Enforcers -- 9.4.1 Enforcement Automata (EA) -- 9.4.2 i-lets and e-lets -- 9.5 Case Study -- 9.5.1 Enforcement Problem Description -- 9.5.2 Power, Latency, and Energy Model -- 9.5.3 Energy-Minimized Timing Enforcement -- 9.5.4 Distributed Enforcement -- 9.5.5 Centralized Enforcement -- 9.5.6 Lower Latency Bound Enforcement and Range Extenders -- 9.6 Conclusions -- References -- 10 Compilation for Real-Time Systems a Decade After Predator -- 10.1 Introduction -- 10.2 Challenges and State-of-the-Art in WCET-Aware Compilation During Predator -- 10.3 Integration of Task Coordination into WCET-Aware Compilation -- 10.4 Analysis and Optimization of Multi-Processor Systems on Chip -- 10.5 Multi-Objective Compiler Optimizations Under Real-Time Constraints -- 10.6 Conclusions -- References -- Index. Description based on publisher supplied metadata and other sources. Electronic reproduction. Ann Arbor, Michigan : ProQuest Ebook Central, 2024. Available via World Wide Web. Access may be limited to ProQuest Ebook Central affiliated libraries. Electronic books. Print version: Chen, Jian-Jia A Journey of Embedded and Cyber-Physical Systems Cham : Springer International Publishing AG,c2020 9783030474867 ProQuest (Firm) https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=6274704 Click to View |
language |
English |
format |
eBook |
author |
Chen, Jian-Jia. |
spellingShingle |
Chen, Jian-Jia. A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. Intro -- Foreword -- Acknowledgements -- Contents -- Contributors -- 1 Peter Marwedel and the Department of Computer Science of the TU Dortmund University -- 1.1 Introduction -- 1.2 Teaching -- 1.3 Academic Self-Government -- 1.4 Basic Research and SFB 876 -- 1.5 Technology Transfer and ICD -- 1.6 Conclusion -- 2 Testing Implementation Soundness of a WCET Analysis Tool -- 2.1 Introduction -- 2.1.1 Tool Qualification -- 2.1.2 Predictability -- 2.1.3 WCET Analysis -- 2.1.4 The Central Idea: Proving Safety Properties -- 2.1.5 Terminology -- 2.2 Validation of Our WCET Analysis Tool -- 2.2.1 Control-Flow Graph Reconstruction -- 2.2.2 Value Analysis -- 2.2.3 Microarchitectural Analysis: Trace Validation -- 2.2.3.1 Semi-Automatic Derivation of the Abstract Architecture Model -- 2.2.3.2 Trace Validation -- 2.3 Conclusion -- References -- 3 The Dynamic Random Access Memory Challenge in Embedded Computing Systems -- 3.1 Introduction -- 3.2 Bandwidth and Latency -- 3.3 Power Consumption -- 3.4 Temperature vs. Reliability -- 3.5 Safety and Security -- 3.6 Conclusion -- References -- 4 On the Formalism and Properties of Timing Analyses in Real-Time Embedded Systems -- 4.1 Introduction -- 4.2 Formal Analysis Based on Schedule Functions -- 4.2.1 Preemptive EDF -- 4.2.2 Preemptive Fixed-Priority Scheduling Algorithms -- 4.3 Utilization-Based Analyses for Fixed-Priority Scheduling -- 4.4 Probabilistic Schedulability Tests -- 4.5 Conclusion -- References -- 5 ASSISTECH: An Accidental Journey into Assistive Technology -- 5.1 The Beginning: Mainly a Facilitator (2000-2005) -- 5.2 Early Phase: Focus on Embedded Systems (2005-2010) -- 5.2.1 ASSISTECH and COP315 -- 5.2.2 SmartCane -- 5.2.3 OnBoard -- 5.3 Collaborations and Research: Formation of ASSISTECH (2010-2013) -- 5.3.1 Student Projects to Research -- 5.3.2 NVDA Activities -- 5.3.3 TacRead and DotBook. 5.4 Change of Focus: Technology to Users (2013-2016) -- 5.4.1 Tactile Graphics Project -- 5.4.2 More Research Projects and International Collaboration -- 5.5 Consolidation and Growth (2016 - ) -- 5.5.1 RAVI -- 5.5.2 MAVI -- 5.5.3 NAVI -- 5.5.4 Outreach Through Conferences -- 5.5.5 Major Recognitions -- 5.6 Conclusion -- References -- 6 Reflecting on Self-Aware Systems-on-Chip -- 6.1 Introduction to Self-Aware Systems-on-Chip -- 6.1.1 Computational Self-Awareness -- 6.1.2 Cyber-Physical Systems-on-Chip -- 6.2 Reflective System Models -- 6.2.1 Middleware for Reflective Decision-Making -- 6.3 Managing Energy-Efficient Chip Multiprocessors -- 6.3.1 Single Input Single Output Controllers -- 6.3.2 Multiple Input Multiple Output Controllers -- 6.3.3 Adaptive Control Methods -- 6.3.4 Hierarchical Controllers -- 6.4 Heterogeneous Mobile Governors: Energy-Efficient Mobile System-on-a-Chip -- 6.4.1 Sensors to Capture Dynamism -- 6.4.2 Toward Self-Aware Governors -- 6.5 Adaptive Memory: Managing Runtime Variability -- 6.5.1 Sharing Distributed Memory Space -- 6.5.2 Memory Phase Awareness -- 6.5.3 Quality-Configurable Memory -- 6.6 What's Ahead? -- 6.6.1 Example Use Case: Autonomous Driving -- 6.7 Summary -- References -- 7 Pushing the Limits of Parallel Discrete Event Simulation for SystemC -- 7.1 Introduction -- 7.2 RISC Framework -- 7.2.1 RISC Compiler -- 7.2.1.1 Segment Graph Construction -- 7.2.1.2 Conflict Analysis -- 7.2.1.3 Source Code Instrumentation -- 7.2.2 RISC Simulator -- 7.2.3 RISC Analysis and Transformation Tools -- 7.3 Experiments -- 7.3.1 Mandelbrot Renderer -- 7.4 RISC Open Source Project -- 7.4.1 Open Source Code and Documentation -- 7.4.2 Binary Image for ``Plug-and-Play'' Evaluation -- 7.5 Conclusion -- References -- 8 Impact of Negative Capacitance Field-Effect Transistor (NCFET) on Many-Core Systems -- 8.1 Introduction. 8.1.1 Negative Capacitance Field-Effect Transistor (NCFET) -- 8.2 Modeling NCFET at the System Level -- 8.2.1 Processor-Level Investigation -- 8.2.2 Simulation of NCFET-Based Many-Core -- 8.3 Performance, Power, and Cooling Trade-Offs with NCFET-based Many-Cores -- 8.3.1 Impact of NCFET on Performance -- 8.3.2 Impact of NCFET on Cooling Requirements -- 8.3.3 Impact of NCFET on Power Management Techniques -- 8.4 NCFET-Aware Voltage Scaling -- 8.4.1 Importance of NCFET-Aware DVS -- 8.4.2 NCFET-Aware DVS Technique -- 8.4.2.1 Design-Time Models -- 8.4.2.2 Runtime Models -- 8.4.3 Operating Voltage Selection -- 8.4.4 Evaluation -- 8.4.4.1 Experimental Setup -- 8.4.4.2 NCFET-Aware DVS Results and Analysis -- 8.5 Conclusion -- References -- 9 Run-Time Enforcement of Non-functional Program Properties on MPSoCs -- 9.1 Introduction -- 9.2 Preliminaries and Definitions -- 9.2.1 System Model -- 9.2.2 *-Predictability -- 9.3 Run-Time Requirement Enforcement -- 9.4 Taxonomy of Run-Time Requirement Enforcers -- 9.4.1 Enforcement Automata (EA) -- 9.4.2 i-lets and e-lets -- 9.5 Case Study -- 9.5.1 Enforcement Problem Description -- 9.5.2 Power, Latency, and Energy Model -- 9.5.3 Energy-Minimized Timing Enforcement -- 9.5.4 Distributed Enforcement -- 9.5.5 Centralized Enforcement -- 9.5.6 Lower Latency Bound Enforcement and Range Extenders -- 9.6 Conclusions -- References -- 10 Compilation for Real-Time Systems a Decade After Predator -- 10.1 Introduction -- 10.2 Challenges and State-of-the-Art in WCET-Aware Compilation During Predator -- 10.3 Integration of Task Coordination into WCET-Aware Compilation -- 10.4 Analysis and Optimization of Multi-Processor Systems on Chip -- 10.5 Multi-Objective Compiler Optimizations Under Real-Time Constraints -- 10.6 Conclusions -- References -- Index. |
author_facet |
Chen, Jian-Jia. |
author_variant |
j j c jjc |
author_sort |
Chen, Jian-Jia. |
title |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_sub |
Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_full |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_fullStr |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_full_unstemmed |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_auth |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
title_new |
A Journey of Embedded and Cyber-Physical Systems : |
title_sort |
a journey of embedded and cyber-physical systems : essays dedicated to peter marwedel on the occasion of his 70th birthday. |
publisher |
Springer International Publishing AG, |
publishDate |
2020 |
physical |
1 online resource (181 pages) |
edition |
1st ed. |
contents |
Intro -- Foreword -- Acknowledgements -- Contents -- Contributors -- 1 Peter Marwedel and the Department of Computer Science of the TU Dortmund University -- 1.1 Introduction -- 1.2 Teaching -- 1.3 Academic Self-Government -- 1.4 Basic Research and SFB 876 -- 1.5 Technology Transfer and ICD -- 1.6 Conclusion -- 2 Testing Implementation Soundness of a WCET Analysis Tool -- 2.1 Introduction -- 2.1.1 Tool Qualification -- 2.1.2 Predictability -- 2.1.3 WCET Analysis -- 2.1.4 The Central Idea: Proving Safety Properties -- 2.1.5 Terminology -- 2.2 Validation of Our WCET Analysis Tool -- 2.2.1 Control-Flow Graph Reconstruction -- 2.2.2 Value Analysis -- 2.2.3 Microarchitectural Analysis: Trace Validation -- 2.2.3.1 Semi-Automatic Derivation of the Abstract Architecture Model -- 2.2.3.2 Trace Validation -- 2.3 Conclusion -- References -- 3 The Dynamic Random Access Memory Challenge in Embedded Computing Systems -- 3.1 Introduction -- 3.2 Bandwidth and Latency -- 3.3 Power Consumption -- 3.4 Temperature vs. Reliability -- 3.5 Safety and Security -- 3.6 Conclusion -- References -- 4 On the Formalism and Properties of Timing Analyses in Real-Time Embedded Systems -- 4.1 Introduction -- 4.2 Formal Analysis Based on Schedule Functions -- 4.2.1 Preemptive EDF -- 4.2.2 Preemptive Fixed-Priority Scheduling Algorithms -- 4.3 Utilization-Based Analyses for Fixed-Priority Scheduling -- 4.4 Probabilistic Schedulability Tests -- 4.5 Conclusion -- References -- 5 ASSISTECH: An Accidental Journey into Assistive Technology -- 5.1 The Beginning: Mainly a Facilitator (2000-2005) -- 5.2 Early Phase: Focus on Embedded Systems (2005-2010) -- 5.2.1 ASSISTECH and COP315 -- 5.2.2 SmartCane -- 5.2.3 OnBoard -- 5.3 Collaborations and Research: Formation of ASSISTECH (2010-2013) -- 5.3.1 Student Projects to Research -- 5.3.2 NVDA Activities -- 5.3.3 TacRead and DotBook. 5.4 Change of Focus: Technology to Users (2013-2016) -- 5.4.1 Tactile Graphics Project -- 5.4.2 More Research Projects and International Collaboration -- 5.5 Consolidation and Growth (2016 - ) -- 5.5.1 RAVI -- 5.5.2 MAVI -- 5.5.3 NAVI -- 5.5.4 Outreach Through Conferences -- 5.5.5 Major Recognitions -- 5.6 Conclusion -- References -- 6 Reflecting on Self-Aware Systems-on-Chip -- 6.1 Introduction to Self-Aware Systems-on-Chip -- 6.1.1 Computational Self-Awareness -- 6.1.2 Cyber-Physical Systems-on-Chip -- 6.2 Reflective System Models -- 6.2.1 Middleware for Reflective Decision-Making -- 6.3 Managing Energy-Efficient Chip Multiprocessors -- 6.3.1 Single Input Single Output Controllers -- 6.3.2 Multiple Input Multiple Output Controllers -- 6.3.3 Adaptive Control Methods -- 6.3.4 Hierarchical Controllers -- 6.4 Heterogeneous Mobile Governors: Energy-Efficient Mobile System-on-a-Chip -- 6.4.1 Sensors to Capture Dynamism -- 6.4.2 Toward Self-Aware Governors -- 6.5 Adaptive Memory: Managing Runtime Variability -- 6.5.1 Sharing Distributed Memory Space -- 6.5.2 Memory Phase Awareness -- 6.5.3 Quality-Configurable Memory -- 6.6 What's Ahead? -- 6.6.1 Example Use Case: Autonomous Driving -- 6.7 Summary -- References -- 7 Pushing the Limits of Parallel Discrete Event Simulation for SystemC -- 7.1 Introduction -- 7.2 RISC Framework -- 7.2.1 RISC Compiler -- 7.2.1.1 Segment Graph Construction -- 7.2.1.2 Conflict Analysis -- 7.2.1.3 Source Code Instrumentation -- 7.2.2 RISC Simulator -- 7.2.3 RISC Analysis and Transformation Tools -- 7.3 Experiments -- 7.3.1 Mandelbrot Renderer -- 7.4 RISC Open Source Project -- 7.4.1 Open Source Code and Documentation -- 7.4.2 Binary Image for ``Plug-and-Play'' Evaluation -- 7.5 Conclusion -- References -- 8 Impact of Negative Capacitance Field-Effect Transistor (NCFET) on Many-Core Systems -- 8.1 Introduction. 8.1.1 Negative Capacitance Field-Effect Transistor (NCFET) -- 8.2 Modeling NCFET at the System Level -- 8.2.1 Processor-Level Investigation -- 8.2.2 Simulation of NCFET-Based Many-Core -- 8.3 Performance, Power, and Cooling Trade-Offs with NCFET-based Many-Cores -- 8.3.1 Impact of NCFET on Performance -- 8.3.2 Impact of NCFET on Cooling Requirements -- 8.3.3 Impact of NCFET on Power Management Techniques -- 8.4 NCFET-Aware Voltage Scaling -- 8.4.1 Importance of NCFET-Aware DVS -- 8.4.2 NCFET-Aware DVS Technique -- 8.4.2.1 Design-Time Models -- 8.4.2.2 Runtime Models -- 8.4.3 Operating Voltage Selection -- 8.4.4 Evaluation -- 8.4.4.1 Experimental Setup -- 8.4.4.2 NCFET-Aware DVS Results and Analysis -- 8.5 Conclusion -- References -- 9 Run-Time Enforcement of Non-functional Program Properties on MPSoCs -- 9.1 Introduction -- 9.2 Preliminaries and Definitions -- 9.2.1 System Model -- 9.2.2 *-Predictability -- 9.3 Run-Time Requirement Enforcement -- 9.4 Taxonomy of Run-Time Requirement Enforcers -- 9.4.1 Enforcement Automata (EA) -- 9.4.2 i-lets and e-lets -- 9.5 Case Study -- 9.5.1 Enforcement Problem Description -- 9.5.2 Power, Latency, and Energy Model -- 9.5.3 Energy-Minimized Timing Enforcement -- 9.5.4 Distributed Enforcement -- 9.5.5 Centralized Enforcement -- 9.5.6 Lower Latency Bound Enforcement and Range Extenders -- 9.6 Conclusions -- References -- 10 Compilation for Real-Time Systems a Decade After Predator -- 10.1 Introduction -- 10.2 Challenges and State-of-the-Art in WCET-Aware Compilation During Predator -- 10.3 Integration of Task Coordination into WCET-Aware Compilation -- 10.4 Analysis and Optimization of Multi-Processor Systems on Chip -- 10.5 Multi-Objective Compiler Optimizations Under Real-Time Constraints -- 10.6 Conclusions -- References -- Index. |
isbn |
9783030474874 9783030474867 |
callnumber-first |
T - Technology |
callnumber-subject |
TK - Electrical and Nuclear Engineering |
callnumber-label |
TK7867-7867 |
callnumber-sort |
TK 47867 47867.5 |
genre |
Electronic books. |
genre_facet |
Electronic books. |
url |
https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=6274704 |
illustrated |
Not Illustrated |
oclc_num |
1182516503 |
work_keys_str_mv |
AT chenjianjia ajourneyofembeddedandcyberphysicalsystemsessaysdedicatedtopetermarwedelontheoccasionofhis70thbirthday AT chenjianjia journeyofembeddedandcyberphysicalsystemsessaysdedicatedtopetermarwedelontheoccasionofhis70thbirthday |
status_str |
n |
ids_txt_mv |
(MiAaPQ)5006274704 (Au-PeEL)EBL6274704 (OCoLC)1182516503 |
carrierType_str_mv |
cr |
is_hierarchy_title |
A Journey of Embedded and Cyber-Physical Systems : Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday. |
marc_error |
Info : Unimarc and ISO-8859-1 translations identical, choosing ISO-8859-1. --- [ 856 : z ] |
_version_ |
1792331056509091840 |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>07124nam a22003973i 4500</leader><controlfield tag="001">5006274704</controlfield><controlfield tag="003">MiAaPQ</controlfield><controlfield tag="005">20240229073834.0</controlfield><controlfield tag="006">m o d | </controlfield><controlfield tag="007">cr cnu||||||||</controlfield><controlfield tag="008">240229s2020 xx o ||||0 eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030474874</subfield><subfield code="q">(electronic bk.)</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9783030474867</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(MiAaPQ)5006274704</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(Au-PeEL)EBL6274704</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1182516503</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">MiAaPQ</subfield><subfield code="b">eng</subfield><subfield code="e">rda</subfield><subfield code="e">pn</subfield><subfield code="c">MiAaPQ</subfield><subfield code="d">MiAaPQ</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7867-7867.5</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Chen, Jian-Jia.</subfield></datafield><datafield tag="245" ind1="1" ind2="2"><subfield code="a">A Journey of Embedded and Cyber-Physical Systems :</subfield><subfield code="b">Essays Dedicated to Peter Marwedel on the Occasion of His 70th Birthday.</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1st ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham :</subfield><subfield code="b">Springer International Publishing AG,</subfield><subfield code="c">2020.</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">Ã2021.</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (181 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">Intro -- Foreword -- Acknowledgements -- Contents -- Contributors -- 1 Peter Marwedel and the Department of Computer Science of the TU Dortmund University -- 1.1 Introduction -- 1.2 Teaching -- 1.3 Academic Self-Government -- 1.4 Basic Research and SFB 876 -- 1.5 Technology Transfer and ICD -- 1.6 Conclusion -- 2 Testing Implementation Soundness of a WCET Analysis Tool -- 2.1 Introduction -- 2.1.1 Tool Qualification -- 2.1.2 Predictability -- 2.1.3 WCET Analysis -- 2.1.4 The Central Idea: Proving Safety Properties -- 2.1.5 Terminology -- 2.2 Validation of Our WCET Analysis Tool -- 2.2.1 Control-Flow Graph Reconstruction -- 2.2.2 Value Analysis -- 2.2.3 Microarchitectural Analysis: Trace Validation -- 2.2.3.1 Semi-Automatic Derivation of the Abstract Architecture Model -- 2.2.3.2 Trace Validation -- 2.3 Conclusion -- References -- 3 The Dynamic Random Access Memory Challenge in Embedded Computing Systems -- 3.1 Introduction -- 3.2 Bandwidth and Latency -- 3.3 Power Consumption -- 3.4 Temperature vs. Reliability -- 3.5 Safety and Security -- 3.6 Conclusion -- References -- 4 On the Formalism and Properties of Timing Analyses in Real-Time Embedded Systems -- 4.1 Introduction -- 4.2 Formal Analysis Based on Schedule Functions -- 4.2.1 Preemptive EDF -- 4.2.2 Preemptive Fixed-Priority Scheduling Algorithms -- 4.3 Utilization-Based Analyses for Fixed-Priority Scheduling -- 4.4 Probabilistic Schedulability Tests -- 4.5 Conclusion -- References -- 5 ASSISTECH: An Accidental Journey into Assistive Technology -- 5.1 The Beginning: Mainly a Facilitator (2000-2005) -- 5.2 Early Phase: Focus on Embedded Systems (2005-2010) -- 5.2.1 ASSISTECH and COP315 -- 5.2.2 SmartCane -- 5.2.3 OnBoard -- 5.3 Collaborations and Research: Formation of ASSISTECH (2010-2013) -- 5.3.1 Student Projects to Research -- 5.3.2 NVDA Activities -- 5.3.3 TacRead and DotBook.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">5.4 Change of Focus: Technology to Users (2013-2016) -- 5.4.1 Tactile Graphics Project -- 5.4.2 More Research Projects and International Collaboration -- 5.5 Consolidation and Growth (2016 - ) -- 5.5.1 RAVI -- 5.5.2 MAVI -- 5.5.3 NAVI -- 5.5.4 Outreach Through Conferences -- 5.5.5 Major Recognitions -- 5.6 Conclusion -- References -- 6 Reflecting on Self-Aware Systems-on-Chip -- 6.1 Introduction to Self-Aware Systems-on-Chip -- 6.1.1 Computational Self-Awareness -- 6.1.2 Cyber-Physical Systems-on-Chip -- 6.2 Reflective System Models -- 6.2.1 Middleware for Reflective Decision-Making -- 6.3 Managing Energy-Efficient Chip Multiprocessors -- 6.3.1 Single Input Single Output Controllers -- 6.3.2 Multiple Input Multiple Output Controllers -- 6.3.3 Adaptive Control Methods -- 6.3.4 Hierarchical Controllers -- 6.4 Heterogeneous Mobile Governors: Energy-Efficient Mobile System-on-a-Chip -- 6.4.1 Sensors to Capture Dynamism -- 6.4.2 Toward Self-Aware Governors -- 6.5 Adaptive Memory: Managing Runtime Variability -- 6.5.1 Sharing Distributed Memory Space -- 6.5.2 Memory Phase Awareness -- 6.5.3 Quality-Configurable Memory -- 6.6 What's Ahead? -- 6.6.1 Example Use Case: Autonomous Driving -- 6.7 Summary -- References -- 7 Pushing the Limits of Parallel Discrete Event Simulation for SystemC -- 7.1 Introduction -- 7.2 RISC Framework -- 7.2.1 RISC Compiler -- 7.2.1.1 Segment Graph Construction -- 7.2.1.2 Conflict Analysis -- 7.2.1.3 Source Code Instrumentation -- 7.2.2 RISC Simulator -- 7.2.3 RISC Analysis and Transformation Tools -- 7.3 Experiments -- 7.3.1 Mandelbrot Renderer -- 7.4 RISC Open Source Project -- 7.4.1 Open Source Code and Documentation -- 7.4.2 Binary Image for ``Plug-and-Play'' Evaluation -- 7.5 Conclusion -- References -- 8 Impact of Negative Capacitance Field-Effect Transistor (NCFET) on Many-Core Systems -- 8.1 Introduction.</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">8.1.1 Negative Capacitance Field-Effect Transistor (NCFET) -- 8.2 Modeling NCFET at the System Level -- 8.2.1 Processor-Level Investigation -- 8.2.2 Simulation of NCFET-Based Many-Core -- 8.3 Performance, Power, and Cooling Trade-Offs with NCFET-based Many-Cores -- 8.3.1 Impact of NCFET on Performance -- 8.3.2 Impact of NCFET on Cooling Requirements -- 8.3.3 Impact of NCFET on Power Management Techniques -- 8.4 NCFET-Aware Voltage Scaling -- 8.4.1 Importance of NCFET-Aware DVS -- 8.4.2 NCFET-Aware DVS Technique -- 8.4.2.1 Design-Time Models -- 8.4.2.2 Runtime Models -- 8.4.3 Operating Voltage Selection -- 8.4.4 Evaluation -- 8.4.4.1 Experimental Setup -- 8.4.4.2 NCFET-Aware DVS Results and Analysis -- 8.5 Conclusion -- References -- 9 Run-Time Enforcement of Non-functional Program Properties on MPSoCs -- 9.1 Introduction -- 9.2 Preliminaries and Definitions -- 9.2.1 System Model -- 9.2.2 *-Predictability -- 9.3 Run-Time Requirement Enforcement -- 9.4 Taxonomy of Run-Time Requirement Enforcers -- 9.4.1 Enforcement Automata (EA) -- 9.4.2 i-lets and e-lets -- 9.5 Case Study -- 9.5.1 Enforcement Problem Description -- 9.5.2 Power, Latency, and Energy Model -- 9.5.3 Energy-Minimized Timing Enforcement -- 9.5.4 Distributed Enforcement -- 9.5.5 Centralized Enforcement -- 9.5.6 Lower Latency Bound Enforcement and Range Extenders -- 9.6 Conclusions -- References -- 10 Compilation for Real-Time Systems a Decade After Predator -- 10.1 Introduction -- 10.2 Challenges and State-of-the-Art in WCET-Aware Compilation During Predator -- 10.3 Integration of Task Coordination into WCET-Aware Compilation -- 10.4 Analysis and Optimization of Multi-Processor Systems on Chip -- 10.5 Multi-Objective Compiler Optimizations Under Real-Time Constraints -- 10.6 Conclusions -- References -- Index.</subfield></datafield><datafield tag="588" ind1=" " ind2=" "><subfield code="a">Description based on publisher supplied metadata and other sources.</subfield></datafield><datafield tag="590" ind1=" " ind2=" "><subfield code="a">Electronic reproduction. Ann Arbor, Michigan : ProQuest Ebook Central, 2024. Available via World Wide Web. Access may be limited to ProQuest Ebook Central affiliated libraries. </subfield></datafield><datafield tag="655" ind1=" " ind2="4"><subfield code="a">Electronic books.</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Print version:</subfield><subfield code="a">Chen, Jian-Jia</subfield><subfield code="t">A Journey of Embedded and Cyber-Physical Systems</subfield><subfield code="d">Cham : Springer International Publishing AG,c2020</subfield><subfield code="z">9783030474867</subfield></datafield><datafield tag="797" ind1="2" ind2=" "><subfield code="a">ProQuest (Firm)</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=6274704</subfield><subfield code="z">Click to View</subfield></datafield></record></collection> |