Network-on-Chip : : Architecture, Optimization, and Design Explorations / / Isiaka A. Alimi [and three others].

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (No...

Full description

Saved in:
Bibliographic Details
VerfasserIn:
Place / Publishing House:London : : IntechOpen,, 2022.
Year of Publication:2022
Language:English
Physical Description:1 online resource (110 pages) :; illustrations
Tags: Add Tag
No Tags, Be the first to tag this record!