HDL with Digital Design / / Nazeih Botros.
This book introduces the latest version of hardware description languages and explains how the languages can be implemented in the design of the digital logic components. In addition to digital design, other examples in the areas of bioengineering and basic computer design are covered. Unlike the co...
Saved in:
VerfasserIn: | |
---|---|
Place / Publishing House: | Dulles, VA : : Mercury Learning and Information, , [2015] ©2015 |
Year of Publication: | 2015 |
Language: | English |
Online Access: | |
Physical Description: | 1 online resource (750 p.) |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
9781942270270 |
---|---|
ctrlnum |
(DE-B1597)654080 (OCoLC)1394872224 |
collection |
bib_alma |
record_format |
marc |
spelling |
Botros, Nazeih, author. aut http://id.loc.gov/vocabulary/relators/aut HDL with Digital Design / Nazeih Botros. Dulles, VA : Mercury Learning and Information, [2015] ©2015 1 online resource (750 p.) text txt rdacontent computer c rdamedia online resource cr rdacarrier text file PDF rda Frontmatter -- CONTENTS -- Preface -- Chapter 1 Introduction -- Chapter 2 Data-Flow Description -- Chapter 3 Behavioral Description -- Chapter 4 Structural Description -- Chapter 5 Switch-Level Description -- Chapter 6 Procedures, Tasks, and Functions -- Chapter 7 Mixed-Type Description -- Chapter 8 Advanced HDL Description -- Chapter 9 Mixed-Language Description -- Chapter 10 Synthesis Basics -- Appendix. Creating a VHDL or Verilog Project Using CAD Software Package -- Index restricted access http://purl.org/coar/access_right/c_16ec online access with authorization star This book introduces the latest version of hardware description languages and explains how the languages can be implemented in the design of the digital logic components. In addition to digital design, other examples in the areas of bioengineering and basic computer design are covered. Unlike the competition, HDL with Digital Design introduces mixed language programming. By covering both Verilog and VHDL side by side, students, as well as professionals, can learn both the theoretical and practical concepts of digital design. The two languages are equally important in the field of computer engineering and computer science as well as other engineering fields such as simulation and modeling. FEATURES:•Covers both VHDL and Verilog side by side•Uses the latest versions of both Verilog and VHDL•Includes fundamentals of synthesis and FPGAs implementation•Instructor’s resources available upon adoption Issued also in print. Mode of access: Internet via World Wide Web. In English. Description based on online resource; title from PDF title page (publisher's Web site, viewed 07. Mrz 2024) Computer hardware description languages. Integrated circuits Design and construction Data processing. VHDL (Computer hardware description language). Verilog (Computer hardware description language). CAD & graphics. Programming. COMPUTERS / Programming Languages / Assembly Language. bisacsh EPUB 9781942270287 print 9781938549816 https://doi.org/10.1515/9781942270270 https://www.degruyter.com/isbn/9781942270270 Cover https://www.degruyter.com/document/cover/isbn/9781942270270/original |
language |
English |
format |
eBook |
author |
Botros, Nazeih, Botros, Nazeih, |
spellingShingle |
Botros, Nazeih, Botros, Nazeih, HDL with Digital Design / Frontmatter -- CONTENTS -- Preface -- Chapter 1 Introduction -- Chapter 2 Data-Flow Description -- Chapter 3 Behavioral Description -- Chapter 4 Structural Description -- Chapter 5 Switch-Level Description -- Chapter 6 Procedures, Tasks, and Functions -- Chapter 7 Mixed-Type Description -- Chapter 8 Advanced HDL Description -- Chapter 9 Mixed-Language Description -- Chapter 10 Synthesis Basics -- Appendix. Creating a VHDL or Verilog Project Using CAD Software Package -- Index |
author_facet |
Botros, Nazeih, Botros, Nazeih, |
author_variant |
n b nb n b nb |
author_role |
VerfasserIn VerfasserIn |
author_sort |
Botros, Nazeih, |
title |
HDL with Digital Design / |
title_full |
HDL with Digital Design / Nazeih Botros. |
title_fullStr |
HDL with Digital Design / Nazeih Botros. |
title_full_unstemmed |
HDL with Digital Design / Nazeih Botros. |
title_auth |
HDL with Digital Design / |
title_alt |
Frontmatter -- CONTENTS -- Preface -- Chapter 1 Introduction -- Chapter 2 Data-Flow Description -- Chapter 3 Behavioral Description -- Chapter 4 Structural Description -- Chapter 5 Switch-Level Description -- Chapter 6 Procedures, Tasks, and Functions -- Chapter 7 Mixed-Type Description -- Chapter 8 Advanced HDL Description -- Chapter 9 Mixed-Language Description -- Chapter 10 Synthesis Basics -- Appendix. Creating a VHDL or Verilog Project Using CAD Software Package -- Index |
title_new |
HDL with Digital Design / |
title_sort |
hdl with digital design / |
publisher |
Mercury Learning and Information, |
publishDate |
2015 |
physical |
1 online resource (750 p.) Issued also in print. |
contents |
Frontmatter -- CONTENTS -- Preface -- Chapter 1 Introduction -- Chapter 2 Data-Flow Description -- Chapter 3 Behavioral Description -- Chapter 4 Structural Description -- Chapter 5 Switch-Level Description -- Chapter 6 Procedures, Tasks, and Functions -- Chapter 7 Mixed-Type Description -- Chapter 8 Advanced HDL Description -- Chapter 9 Mixed-Language Description -- Chapter 10 Synthesis Basics -- Appendix. Creating a VHDL or Verilog Project Using CAD Software Package -- Index |
isbn |
9781942270270 9781942270287 9781938549816 |
url |
https://doi.org/10.1515/9781942270270 https://www.degruyter.com/isbn/9781942270270 https://www.degruyter.com/document/cover/isbn/9781942270270/original |
illustrated |
Not Illustrated |
dewey-hundreds |
600 - Technology |
dewey-tens |
620 - Engineering |
dewey-ones |
621 - Applied physics |
dewey-full |
621.392 |
dewey-sort |
3621.392 |
dewey-raw |
621.392 |
dewey-search |
621.392 |
doi_str_mv |
10.1515/9781942270270 |
oclc_num |
1394872224 |
work_keys_str_mv |
AT botrosnazeih hdlwithdigitaldesign |
status_str |
n |
ids_txt_mv |
(DE-B1597)654080 (OCoLC)1394872224 |
carrierType_str_mv |
cr |
is_hierarchy_title |
HDL with Digital Design / |
_version_ |
1806144126663524352 |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03770nam a22006615i 4500</leader><controlfield tag="001">9781942270270</controlfield><controlfield tag="003">DE-B1597</controlfield><controlfield tag="005">20240307104700.0</controlfield><controlfield tag="006">m|||||o||d||||||||</controlfield><controlfield tag="007">cr || ||||||||</controlfield><controlfield tag="008">240307t20152015xxu fo d z eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781942270270</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1515/9781942270270</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-B1597)654080</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1394872224</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-B1597</subfield><subfield code="b">eng</subfield><subfield code="c">DE-B1597</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="072" ind1=" " ind2="7"><subfield code="a">COM051040</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="8">3p</subfield><subfield code="a">621.392</subfield><subfield code="q">DE-101</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Botros, Nazeih, </subfield><subfield code="e">author.</subfield><subfield code="4">aut</subfield><subfield code="4">http://id.loc.gov/vocabulary/relators/aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">HDL with Digital Design /</subfield><subfield code="c">Nazeih Botros.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Dulles, VA : </subfield><subfield code="b">Mercury Learning and Information, </subfield><subfield code="c">[2015]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">©2015</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (750 p.)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">computer</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">online resource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="347" ind1=" " ind2=" "><subfield code="a">text file</subfield><subfield code="b">PDF</subfield><subfield code="2">rda</subfield></datafield><datafield tag="505" ind1="0" ind2="0"><subfield code="t">Frontmatter -- </subfield><subfield code="t">CONTENTS -- </subfield><subfield code="t">Preface -- </subfield><subfield code="t">Chapter 1 Introduction -- </subfield><subfield code="t">Chapter 2 Data-Flow Description -- </subfield><subfield code="t">Chapter 3 Behavioral Description -- </subfield><subfield code="t">Chapter 4 Structural Description -- </subfield><subfield code="t">Chapter 5 Switch-Level Description -- </subfield><subfield code="t">Chapter 6 Procedures, Tasks, and Functions -- </subfield><subfield code="t">Chapter 7 Mixed-Type Description -- </subfield><subfield code="t">Chapter 8 Advanced HDL Description -- </subfield><subfield code="t">Chapter 9 Mixed-Language Description -- </subfield><subfield code="t">Chapter 10 Synthesis Basics -- </subfield><subfield code="t">Appendix. Creating a VHDL or Verilog Project Using CAD Software Package -- </subfield><subfield code="t">Index</subfield></datafield><datafield tag="506" ind1="0" ind2=" "><subfield code="a">restricted access</subfield><subfield code="u">http://purl.org/coar/access_right/c_16ec</subfield><subfield code="f">online access with authorization</subfield><subfield code="2">star</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book introduces the latest version of hardware description languages and explains how the languages can be implemented in the design of the digital logic components. In addition to digital design, other examples in the areas of bioengineering and basic computer design are covered. Unlike the competition, HDL with Digital Design introduces mixed language programming. By covering both Verilog and VHDL side by side, students, as well as professionals, can learn both the theoretical and practical concepts of digital design. The two languages are equally important in the field of computer engineering and computer science as well as other engineering fields such as simulation and modeling. FEATURES:•Covers both VHDL and Verilog side by side•Uses the latest versions of both Verilog and VHDL•Includes fundamentals of synthesis and FPGAs implementation•Instructor’s resources available upon adoption</subfield></datafield><datafield tag="530" ind1=" " ind2=" "><subfield code="a">Issued also in print.</subfield></datafield><datafield tag="538" ind1=" " ind2=" "><subfield code="a">Mode of access: Internet via World Wide Web.</subfield></datafield><datafield tag="546" ind1=" " ind2=" "><subfield code="a">In English.</subfield></datafield><datafield tag="588" ind1="0" ind2=" "><subfield code="a">Description based on online resource; title from PDF title page (publisher's Web site, viewed 07. Mrz 2024)</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Computer hardware description languages.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Data processing.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">VHDL (Computer hardware description language).</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Verilog (Computer hardware description language).</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">CAD & graphics.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Programming Languages / Assembly Language.</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="776" ind1="0" ind2=" "><subfield code="c">EPUB</subfield><subfield code="z">9781942270287</subfield></datafield><datafield tag="776" ind1="0" ind2=" "><subfield code="c">print</subfield><subfield code="z">9781938549816</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1515/9781942270270</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://www.degruyter.com/isbn/9781942270270</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="3">Cover</subfield><subfield code="u">https://www.degruyter.com/document/cover/isbn/9781942270270/original</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_BACKALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_CL_CHCOMSGSEN</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_DGALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_EBACKALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_EBKALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_ECL_CHCOMSGSEN</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_EEBKALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_ESTMALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">EBA_STMALL</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV-deGruyter-alles</subfield></datafield></record></collection> |