On PLL Modeling and Design in Nanometer‐Scale CMOS.
Saved in:
| Superior document: | Linköping Studies in Science and Technology. Dissertations Series ; v.2260 |
|---|---|
| : | |
| Place / Publishing House: | Linköping : : Linkopings Universitet,, 2022. {copy}2022. |
| Year of Publication: | 2022 |
| Edition: | 1st ed. |
| Language: | English |
| Series: | Linköping Studies in Science and Technology. Dissertations Series
|
| Online Access: | |
| Physical Description: | 1 online resource (142 pages) |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Table of Contents:
- Intro
- POPULÄRVETENSKAPLIG SAMMANFATTNING
- ABSTRACT
- Acknowledgments
- Contents
- List of Acronyms
- 1 Introduction
- 2 Phase-locked loops
- 3 PLL modeling
- 4 PLL calibration
- 5 Fractional division
- 6 Sub-sampling PLL with RC-based phase interpolation
- Papers.