VHDL for logic synthesis / Andrew Rushton.
Saved in:
: | |
---|---|
TeilnehmendeR: | |
Year of Publication: | 2011 |
Edition: | 3rd ed. |
Language: | English |
Online Access: | |
Physical Description: | xvi, 466 p. :; ill. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
500675308 |
---|---|
ctrlnum |
(MiAaPQ)500675308 (Au-PeEL)EBL675308 (CaPaEBR)ebr10510475 (CaONFJC)MIL337389 (OCoLC)742333250 |
collection |
bib_alma |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01379nam a2200397Ia 4500</leader><controlfield tag="001">500675308</controlfield><controlfield tag="003">MiAaPQ</controlfield><controlfield tag="005">20200520144314.0</controlfield><controlfield tag="006">m o d | </controlfield><controlfield tag="007">cr cn|||||||||</controlfield><controlfield tag="008">101129s2011 enka sb 001 0 eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="z"> 2010045678</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">0470688475</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9780470688472</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="z">9780470977927</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(MiAaPQ)500675308</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(Au-PeEL)EBL675308</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(CaPaEBR)ebr10510475</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(CaONFJC)MIL337389</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)742333250</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">MiAaPQ</subfield><subfield code="c">MiAaPQ</subfield><subfield code="d">MiAaPQ</subfield></datafield><datafield tag="050" ind1=" " ind2="4"><subfield code="a">TK7885.7</subfield><subfield code="b">.R87 2011</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Rushton, Andrew.</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VHDL for logic synthesis</subfield><subfield code="h">[electronic resource] /</subfield><subfield code="c">Andrew Rushton.</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">3rd ed.</subfield></datafield><datafield tag="260" ind1=" " ind2=" "><subfield code="a">Chichester, West Sussex, U.K. :</subfield><subfield code="b">Wiley,</subfield><subfield code="c">2011.</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xvi, 466 p. :</subfield><subfield code="b">ill.</subfield></datafield><datafield tag="504" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index.</subfield></datafield><datafield tag="533" ind1=" " ind2=" "><subfield code="a">Electronic reproduction. Ann Arbor, MI : ProQuest, 2015. Available via World Wide Web. Access may be limited to ProQuest affiliated libraries.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Logic design</subfield><subfield code="x">Data processing.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Computer-aided design.</subfield></datafield><datafield tag="655" ind1=" " ind2="4"><subfield code="a">Electronic books.</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">ProQuest (Firm)</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=675308</subfield><subfield code="z">Click to View</subfield></datafield></record></collection> |
record_format |
marc |
spelling |
Rushton, Andrew. VHDL for logic synthesis [electronic resource] / Andrew Rushton. 3rd ed. Chichester, West Sussex, U.K. : Wiley, 2011. xvi, 466 p. : ill. Includes bibliographical references and index. Electronic reproduction. Ann Arbor, MI : ProQuest, 2015. Available via World Wide Web. Access may be limited to ProQuest affiliated libraries. VHDL (Computer hardware description language) Logic design Data processing. Computer-aided design. Electronic books. ProQuest (Firm) https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=675308 Click to View |
language |
English |
format |
Electronic eBook |
author |
Rushton, Andrew. |
spellingShingle |
Rushton, Andrew. VHDL for logic synthesis |
author_facet |
Rushton, Andrew. ProQuest (Firm) ProQuest (Firm) |
author_variant |
a r ar |
author2 |
ProQuest (Firm) |
author2_role |
TeilnehmendeR |
author_corporate |
ProQuest (Firm) |
author_sort |
Rushton, Andrew. |
title |
VHDL for logic synthesis |
title_full |
VHDL for logic synthesis [electronic resource] / Andrew Rushton. |
title_fullStr |
VHDL for logic synthesis [electronic resource] / Andrew Rushton. |
title_full_unstemmed |
VHDL for logic synthesis [electronic resource] / Andrew Rushton. |
title_auth |
VHDL for logic synthesis |
title_new |
VHDL for logic synthesis |
title_sort |
vhdl for logic synthesis |
publisher |
Wiley, |
publishDate |
2011 |
physical |
xvi, 466 p. : ill. |
edition |
3rd ed. |
callnumber-first |
T - Technology |
callnumber-subject |
TK - Electrical and Nuclear Engineering |
callnumber-label |
TK7885 |
callnumber-sort |
TK 47885.7 R87 42011 |
genre |
Electronic books. |
genre_facet |
Electronic books. |
url |
https://ebookcentral.proquest.com/lib/oeawat/detail.action?docID=675308 |
illustrated |
Illustrated |
dewey-hundreds |
600 - Technology |
dewey-tens |
620 - Engineering |
dewey-ones |
621 - Applied physics |
dewey-full |
621.39/5 |
dewey-sort |
3621.39 15 |
dewey-raw |
621.39/5 |
dewey-search |
621.39/5 |
oclc_num |
742333250 |
work_keys_str_mv |
AT rushtonandrew vhdlforlogicsynthesis AT proquestfirm vhdlforlogicsynthesis |
status_str |
n |
ids_txt_mv |
(MiAaPQ)500675308 (Au-PeEL)EBL675308 (CaPaEBR)ebr10510475 (CaONFJC)MIL337389 (OCoLC)742333250 |
is_hierarchy_title |
VHDL for logic synthesis |
author2_original_writing_str_mv |
noLinkedField |
_version_ |
1792330711186800640 |