Logic-timing simulation and the degradation delay model / Manuel J. Bellido, Jorge Juan, Manuel Valencia.
Saved in:
: | |
---|---|
TeilnehmendeR: | |
Year of Publication: | 2006 |
Language: | English |
Online Access: | |
Physical Description: | xvii, 267 p. :; ill. |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Digital electronics 2 : : sequential and arithmetric logic circuits / / Tertulien Ndjountche.
by: Ndjountche, Tertulien,
Published: (2016.) -
Introduction to digital systems : modeling, synthesis, and simulation using VHDL / / Mohammed Ferdjallah.
by: Ferdjallah, Mohammed.
Published: (c2011.) -
Logically determined design : clockless system design with NULL convention logic / / Karl M. Fant.
by: Fant, Karl M.
Published: (2005.) -
The digital consumer technology handbook : a comprehensive guide to devices, standards, future directions, and programmable logic solutions / / by Amit Dhir.
by: Dhir, Amit.
Published: (2004.) -
Entwurf und Simulation industrieller Steuerungen für den PC und die SPS : : Eine Einführung für Informatiker und Automatisierungstechniker / / Ernst-Guenther Feindt.
by: Feindt, Ernst-Guenther,
Published: ([2018])